TY - GEN
T1 - A Pulse Generation Framework with Augmented Program-aware Basis Gates and Criticality Analysis
AU - Chen, Yanhao
AU - Jin, Yuwei
AU - Hua, Fei
AU - Hayes, Ari
AU - Li, Ang
AU - Shi, Yunong
AU - Zhang, Eddy Z.
N1 - Publisher Copyright:
© 2023 IEEE.
PY - 2023
Y1 - 2023
N2 - Near-term intermediate-scale quantum (NISQ) devices are subject to considerable noise and short coherence time. Consequently, it is critical to minimize circuit execution latency and improve fidelity. Traditionally, each basis gate of a transpiled circuit is decoded into a fixed episode of the device control pulses. Recent studies investigate the merged pulse generation method for customized gates through quantum optimal control (QOC). In this work, we propose PAQOC, a novel QOC framework that can (i) exploit an augmented program-aware (APA) basis gate set for the tradeoff between compilation time and circuit performance, (ii) prune the search space based on a criticality-centric analytical model and experiment observations we learned from 150 benchmarks. Evaluations using seventeen applications show that PAQOC can achieve an average 54% reduction of the circuit latency, on average 43% reduction in compilation overhead, and a 1.27× improvement in fidelity. PAQOC is available on GitHub1.
AB - Near-term intermediate-scale quantum (NISQ) devices are subject to considerable noise and short coherence time. Consequently, it is critical to minimize circuit execution latency and improve fidelity. Traditionally, each basis gate of a transpiled circuit is decoded into a fixed episode of the device control pulses. Recent studies investigate the merged pulse generation method for customized gates through quantum optimal control (QOC). In this work, we propose PAQOC, a novel QOC framework that can (i) exploit an augmented program-aware (APA) basis gate set for the tradeoff between compilation time and circuit performance, (ii) prune the search space based on a criticality-centric analytical model and experiment observations we learned from 150 benchmarks. Evaluations using seventeen applications show that PAQOC can achieve an average 54% reduction of the circuit latency, on average 43% reduction in compilation overhead, and a 1.27× improvement in fidelity. PAQOC is available on GitHub1.
UR - http://www.scopus.com/inward/record.url?scp=85151718403&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85151718403&partnerID=8YFLogxK
U2 - 10.1109/HPCA56546.2023.10070990
DO - 10.1109/HPCA56546.2023.10070990
M3 - Conference contribution
AN - SCOPUS:85151718403
T3 - Proceedings - International Symposium on High-Performance Computer Architecture
SP - 773
EP - 786
BT - 2023 IEEE International Symposium on High-Performance Computer Architecture, HPCA 2023 - Proceedings
PB - IEEE Computer Society
T2 - 29th IEEE International Symposium on High-Performance Computer Architecture, HPCA 2023
Y2 - 25 February 2023 through 1 March 2023
ER -