Area-efficient Reed-Solomon decoder design for 10-100 Gb/s applications

Bo Yuan, Li Li, Jin Sha, Zhongfeng Wang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Scopus citations

Abstract

With the extensive applications in high-speed communication systems, the current high-throughput Reed-Solomon decoders are required to achieve the target data rates from 10 Gb/s to 100 Gb/s with low hardware complexity. In this paper, pipeline interleaving inversionless Berlekamp-Massey PI-iBM) algorithm and pipeline interleaving reformulated inversionless Berlekamp-Massey (PI-RiBM) algorithms for decoding Reed-Solomon codes are presented. Based on these two new algorithms PI-iBM and PI-RiBM Reed-Solomon decoders targeted at 10-100 Gb/s applications are developed. Compared with previously published works, the proposed designs can achieve very high throughput with relatively low hardware complexity. Thus they are well suited for modern high data rate communication systems.

Original languageEnglish (US)
Title of host publication2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009
Pages2681-2684
Number of pages4
DOIs
StatePublished - 2009
Externally publishedYes
Event2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009 - Taipei, Taiwan, Province of China
Duration: May 24 2009May 27 2009

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
ISSN (Print)0271-4310

Other

Other2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009
Country/TerritoryTaiwan, Province of China
CityTaipei
Period5/24/095/27/09

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Area-efficient Reed-Solomon decoder design for 10-100 Gb/s applications'. Together they form a unique fingerprint.

Cite this