Abstract
System-on-a-chip technology allows a level of integration that can be leveraged to develop inexpensive high-performance, low-power computing nodes. When used in aggregate, this approach promises to challenge conventional supercomputer architectures in the high-performance computing arena. Systems under consideration reach into the hundreds of thousand nodes per machine. Architecture for these systems are described.
Original language | English (US) |
---|---|
Pages (from-to) | 196-197+195 |
Journal | Digest of Technical Papers - IEEE International Solid-State Circuits Conference |
State | Published - 2002 |
Externally published | Yes |
Event | 2002 IEEE International Solid-State Circuits Conference - San Francisco, CA, United States Duration: Feb 3 2002 → Feb 7 2002 |
All Science Journal Classification (ASJC) codes
- Electronic, Optical and Magnetic Materials
- Electrical and Electronic Engineering