DESIGNING SYSTOLIC ALGORITHMS USING SEQUENTIAL MACHINES.

Oscar H. Ibarra; Sam M. Kim; Michael A. Palis

doi:10.1109/TC.1986.5009430

DESIGNING SYSTOLIC ALGORITHMS USING SEQUENTIAL MACHINES.

Oscar H. Ibarra, Sam M. Kim, Michael A. Palis

Research output: Contribution to journal › Article › peer-review

26 Scopus citations

Abstract

A tool that is useful in the design and analysis of systolic systems is presented. Characterizations of systolic arrays are in terms of (single processor) sequential machines which are easier to program and to analyze. Several examples illustrate the utility of the design tool. It is shown how systolic designs for such problems as integer bitwise multiplication, dynamic programming, and language recognition can easily be derived using the characterizations. Some new results concerning the properties and computational power of systolic arrays, which can be obtained using the characterizations, are included.

Original language	English (US)
Pages (from-to)	531-542
Number of pages	12
Journal	IEEE Transactions on Computers
Volume	C-35
Issue number	6
DOIs	https://doi.org/10.1109/TC.1986.5009430
State	Published - 1986
Externally published	Yes

All Science Journal Classification (ASJC) codes

Software
Theoretical Computer Science
Hardware and Architecture
Computational Theory and Mathematics

Access to Document

10.1109/TC.1986.5009430

Cite this

@article{abc9eb1623b846238a2df1d95f6168b4,

title = "DESIGNING SYSTOLIC ALGORITHMS USING SEQUENTIAL MACHINES.",

abstract = "A tool that is useful in the design and analysis of systolic systems is presented. Characterizations of systolic arrays are in terms of (single processor) sequential machines which are easier to program and to analyze. Several examples illustrate the utility of the design tool. It is shown how systolic designs for such problems as integer bitwise multiplication, dynamic programming, and language recognition can easily be derived using the characterizations. Some new results concerning the properties and computational power of systolic arrays, which can be obtained using the characterizations, are included.",

author = "Ibarra, {Oscar H.} and Kim, {Sam M.} and Palis, {Michael A.}",

year = "1986",

doi = "10.1109/TC.1986.5009430",

language = "English (US)",

volume = "C-35",

pages = "531--542",

journal = "IEEE Transactions on Computers",

issn = "0018-9340",

publisher = "IEEE Computer Society",

number = "6",

}

TY - JOUR

T1 - DESIGNING SYSTOLIC ALGORITHMS USING SEQUENTIAL MACHINES.

AU - Ibarra, Oscar H.

AU - Kim, Sam M.

AU - Palis, Michael A.

PY - 1986

Y1 - 1986

N2 - A tool that is useful in the design and analysis of systolic systems is presented. Characterizations of systolic arrays are in terms of (single processor) sequential machines which are easier to program and to analyze. Several examples illustrate the utility of the design tool. It is shown how systolic designs for such problems as integer bitwise multiplication, dynamic programming, and language recognition can easily be derived using the characterizations. Some new results concerning the properties and computational power of systolic arrays, which can be obtained using the characterizations, are included.

AB - A tool that is useful in the design and analysis of systolic systems is presented. Characterizations of systolic arrays are in terms of (single processor) sequential machines which are easier to program and to analyze. Several examples illustrate the utility of the design tool. It is shown how systolic designs for such problems as integer bitwise multiplication, dynamic programming, and language recognition can easily be derived using the characterizations. Some new results concerning the properties and computational power of systolic arrays, which can be obtained using the characterizations, are included.

UR - http://www.scopus.com/inward/record.url?scp=0022739230&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0022739230&partnerID=8YFLogxK

U2 - 10.1109/TC.1986.5009430

DO - 10.1109/TC.1986.5009430

M3 - Article

AN - SCOPUS:0022739230

VL - C-35

SP - 531

EP - 542

JO - IEEE Transactions on Computers

JF - IEEE Transactions on Computers

SN - 0018-9340

IS - 6

ER -

DESIGNING SYSTOLIC ALGORITHMS USING SEQUENTIAL MACHINES.

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this