Programmable analog neural network chip.

D. B. Schwartz, Richard Howard

Research output: Contribution to journalConference article

1 Scopus citations

Abstract

Analog VLSI implementations of adaptive systems, either of the traditional variety or the more complex types frequently found in neural network models of learning, require variable analog weights which are compact and have substantial resolution. The authors have designed a chip in ordinary 1.25-μm CMOS which stores analog weights as charge on MOS capacitors. The weights, of which there are 1104 per chip, can be updated in parallel along a vector in weight space, allowing for efficient implementations of gradient descent algorithms. The chips are organized as 46 × 24 matrix multipliers with voltage inputs and current outputs.

Original languageEnglish (US)
JournalProceedings of the Custom Integrated Circuits Conference
StatePublished - Dec 1 1988
Externally publishedYes

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Programmable analog neural network chip.'. Together they form a unique fingerprint.

  • Cite this