Reconfigurable testbed for interference cancellation in DS-CDMA systems

Research output: Contribution to journalArticlepeer-review


Interference cancellation techniques for direct-sequence code division multiple access (DS-CDMA) systems have the potential to provide significant capacity gains over conventional matched filter receivers. The complexity of the signal processing algorithms for interference cancellation often requires processing speeds that are beyond that of current digital signal processor (DSP) technology. In this paper, we show that this difficulty can be overcome by partitioning the algorithmic functionality into two core technologies (field programmable gate arrays [FPGA] and DSP devices) based on processing speed requirements. We give implementation proofs via a testbed that allows a dynamic reconfiguration among constituent receivers being considered. Experimental results on the performance of the receivers are presented.

Original languageEnglish (US)
Pages (from-to)37-47
Number of pages11
JournalInternational Journal of Wireless Information Networks
Issue number1
StatePublished - 1999

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Computer Networks and Communications
  • Electrical and Electronic Engineering


Dive into the research topics of 'Reconfigurable testbed for interference cancellation in DS-CDMA systems'. Together they form a unique fingerprint.

Cite this